4KRA STATIC READ/WRITE MEMORY MODULE ASSEMBLY and TEST INSTRUCTIONS



6200 Hollis Street Emeryville, CA 94608 Phone: (415) 652-8080

			•
	•		
			_

PROCESSOR TECHNOLOGY CORPORATION

4KRA	STATIC	READ/WRITE	MEMORY	MODULE
4KKA	STATIC	KEAD/WKIIE	PERORI	

CONTENTS

SECTION		TITLE	PAGE					
I	INTRODUCTION and GENERAL INFORMATION							
	1.1	Introduction	I -1					
	1.2	General Information	I - 1					
		1.2.1 4KRA Memory Description	I-1					
		1.2.2 Receiving Inspection	I-1 I-2					
		1.2.4 Replacement Parts	1-2					
		1.2.5 Factory Service	I-2					
II	ASSE	MBLY						
	2.1	Parts and Components	II-l					
	2.2	Assembly Tips	II-l					
	2.3	Assembly Precautions	II-1					
		2.3.1 Handling MOS Integrated Circuits	II-1					
		2.3.2 Soldering	11-4 11-4					
		2.3.4 Installing and Removing Integrated						
		Circuits	11-4 11-4					
		2.3.5 Use of Clip Leads						
	2.4	<u>-</u>	II-5					
	2.5	Orientation	II-5					
	2.6	Assembly Procedure	11-0					
III	OPTI	ON SELECTION						
	3.1	Option Selection	III-1					
	3.2	Memory Disable Option (Area A)	III-1					
	3.3	Power-Up Initialization Option (Area B)	III-l					
	3.4	Waiting Time Options (Areas C and D)	III-l					
		3.4.1 Wait State Enablement (Area C)	III-l					
		3.4.2 Number of Wait States (Area D)						
	3.5	Starting Address Selection (DIP Switch)	111-2					
IV	THEC	DRY OF CPERATION ,						
	4.1	General Description	IA-J					
	4.2	Read Operation	IV-]					
	4.3	Write Operation	IV-2					
		Wait States	IV-2					

PROCESSOR TECHNOLOGY CORPORATION

4KRA STATIC READ/WRITE MEMORY MODULE

CONTENTS

<u>SECTION</u> <u>TITLE</u> <u>FAGE</u>

V DRAWINGS

4KRA Assembly Drawing
4KRA Schematic Diagram

APPENDICES

I Statement of Warranty

II 8080 Operating Codes

III Loading DIP Devices and Soldering Tips

IV Integrated Circuit Pin Configurations

V Memory Test Programs

SECTION I

INTRODUCTION and

GENERAL INFORMATION

4KRA STATIC READ/WRITE MEMORY MODULE



1.1 INTRODUCTION

This manual supplies the information needed to assemble, test and use the 4KRA Static Read/Write Memory Module. We suggest that you first scan the entire manual before starting assembly. Then make sure you have all the parts and components listed in the "Parts List" (Table 2-1) in Section II. When assembling the module, follow the instructions in the order given.

Should you encounter any problem during assembly, call on us for help if necessary. If your completed module does not work properly, recheck your assembly step by step. Most problems stem from poor soldering, backward installed components, and/or installing the wrong component. Once you are satisfied that the module is correctly assembled, feel free to ask for our help.

1.2 GENERAL INFORMATION

1.2.1 4KRA Memory Description

The 4KRA Static Read/Write Memory Module has a capacity of 4096 eight bit bytes and operates in a static mode. As opposed to dynamic memories, the 4KRA needs only one power supply and does not require periodic refreshing.

Maximum worst case access time for the 4KRA is 520 nsec. Thus, in any 8080 system, this memory will operate at the same speed as any other memory with an access time between 50 and 520 nsec. Both the access time and non-refresh features of the 4KRA mean no computer "waiting" time is required.

The 4KRA Memory is plug-in compatible with the Altair 8800 bus. It requires +7.5 to +10 Vdc at 1.0 amp (max.) operating power. In addition, the low power memory IC's used on the module can operate in a low power (+1.6 to +2.5 Vdc at 0.5 amp max.) standby mode. Data loss from the 4KRA during loss-of-power or power interrupt conditions can consequently be prevented by using two "D" size batteries for standby power. Provisions for easily adding this standby capability are incorporated in the module design.

1.2.2 Receiving Inspection

When your module arrives, examine the shipping container for signs of possible damage to the contents during transit. Then inspect the contents for damage. (We suggest you save the shipping materials for use in returning the module to Processor Technology should it become necessary to do so.) If your 4KRA kit is damaged, please write us at once describing the condition so that we can take appropriate action.

1.2.3 Warranty Information

In brief, the parts supplied with the module, as well as the assembled module, are warranted against defects in materials and workmanship for a period of 6 months after the date of purchase. Refer to Appendix I for the complete "Statement of Warranty".

1.2.4 Replacement Parts

Order replacement parts by component nomenclature (e.g. DM8131) and/or a complete description (e.g., 6.8 ohm, ½ watt, 5% resistor).

1.2.5 Factory Service

In addition to in-warranty service, Processor Technology also provides factory repair service on out-of-warranty products. Before returning the module to Processor Technology, first obtain authorization to do so by writing us a letter describing the problem. After you receive our authorization to return the module, proceed as follows:

- 1. Write a description of the problem.
- 2. Pack the module with the description in a container suitable to the method of shipment.
- 3. Ship prepaid to Processor Technology, 6200 Hollis Street, Emeryville, CA 94608.

Your module will be repaired as soon as possible after receipt and return shipped to you prepaid.

•

SECTION II

ASSEMBLY

4KRA STATIC READ/WRITE MEMORY MODULE



2.1 PARTS AND COMPONENTS

Check all parts and components against the "Parts List" (Table 2-1, Page II-2). If you have difficulty in identifying any parts by sight, refer to Figure 2-1 on Page II-3.

2.2 ASSEMBLY TIPS

- 1. Scan Sections II and III in their entirety before you start to assemble your 4KRA Memory Module.
- 2. In assembling your 4KRA, you will be following a step-by-step assembly procedure. Follow the instructions in the order given.
- 3. Assembly steps and component installations are preceded by a set of parentheses. Check off each installation and step as you complete them. This will minimize the chances of omitting a step or component.
- 4. When installing components, make use of the assembly aids that are incorporated on the 4KRA PC board and the assembly drawing: (These aids are designed to assist you in correctly installing the components.)
 - a. The circuit reference (R3, Cl0 and IC20, for example) for each component is silk screened on the PC board near the location of its installation.
 - b. Both the circuit reference and value or nomenclature (1.5K and 7400, for example) for each component are included on the assembly drawing near the location of its installation.
- 5. To simplify reading resistor values after installation, install resistors so that the color codes read from left-to-right and top-to-bottom as appropriate (board oriented as defined in Paragraph 2.5).
 - 6. Install disc capacitors as close to the board as possible.
- 7. Should you encounter any problem during assembly, call on us for help if needed.

2.3 ASSEMBLY PRECAUTIONS

2.3.1 Handling MOS Integrated Circuits


The memory ICs used in the 4KRA are MOS devices. They can be damaged by static electricity discharge. Always handle MOS ICs so that no discharge will flow through the IC. Also, avoid unnecessary handling and wear cotton--rather than synthetic--clothing when handling these ICs.

Table 2-1. 4KRA Static Read/Write Memory Module Parts List.

INTEGRATED CIRCUITS		
1 7400 or 74LS00 (IC35)	1	74LS136 (IC34)
1 74LS05 (IC33)	2	74367, 8097 or 8T97 (IC37, 38)
1 74LS13 (IC36)	1	8836 or 8T380 (IC39)
1 74LS132 (IC41)	32	91L02A or 21L02B (ICl through 32)
REGULATORS		DIODES
1 340T-5.0 or 7805UC (IC42)		3 lN4001 (D3, 4 and 5)
		2 lN270 (Dl and 2)
RESISTORS		CAPACITORS
1 39 ohm, 2 watt, 5%		23 .1 ufd, disc ceramic
2 470 ohm, ¼ watt, 5%		l l ufd, tantalum dipped
11 1.5K ohm, ½ watt, 5% or 2.2K ohm, ½ watt, 5%		1 15 ufd, tantalum dipped
MISCELLANEOUS		
1 4KRA PC Board		8 Augat Pins on Carrier
l Heat Sink		l Length #24 Bare Wire
1 4 to 7 Position DIP Swite	ch	3 6-32 Screws
6 14-pin DIP Socket		3 6-32 Lockwashers
34 16-pin DIP Socket	e e	3 6-32 Nuts
1 Right Angle Molex Connec	tor,	Male l Length Solder
1 Mating Connector for Abo	ve, I	Female l Manual


4KRA STATIC READ/WRITE MEMORY MODULE

SECTION II




transistor - TO-92 package (plastic)


transistor - TO-18 package (metal can)







dipped tantalum electrolytic capacitor






ceramic disc capacitor





carbon film resistor 5% (gold) or 10% (silver)




NOTE: PIN 1 MAY BE INDICATED
BY CORNER DOT OR
CUT-OUT.

dual-inline-package (DIP) integrated circuit 8,14,16,24 or 40 pins (14 pin shown)



metal film 1% precision resistor



regulator IC or power transistor (TO-220)

Figure 2-1. Identification of components.

2.3.2 Soldering ** IMPORTANT **

- 1. Use a low-wattage iron, 25 watts maximum.
- 2. Solder neatly and quickly as possible.
- 3. DO NOT press top of iron on pad or trace. To do so can cause the pad or trace to "lift" off the board and permanently damage it.
- 4. Use only 60-40 rosin-core solder. NEVER use acid-core solder or externally applied fluxes.
- 5. The 4KRA uses a circuit board with plated-through holes. Solder flow through to the component (front) side of the board can produce solder bridges. Check for such bridges after each installation.
- 6. The 4KRA circuit board has an integral solder mask (a lacquer coating) that shields selected areas on the board. This mask minimizes the chances of creating solder shorts during assembly.
- 7. Additional pointers on soldering are provided in Appendix III of this manual.

2.3.3 Installing and Removing 4KRA

NEVER install the 4KRA in, or remove it from, the computer with the power on. To do so can damage the board.

2.3.4 Installing and Removing Integrated Circuits.

NEVER install or remove integrated circuits with power applied to the 4KRA.

2.3.5 Use of Clip Leads

NEVER attach clip leads to the top edge of card when power is applied to the 4KRA. To do so will short the +8 Vdc bus to ground.

2.4 REQUIRED TOOLS, EQUIPMENT AND MATERIALS

The following tools, equipment and materials are recommended for assembling the 4KRA Memory:

- 1. Needle nose pliers
- 2. Diagonal cutters
- 3. Controlled heat soldering iron, 25 watts

- 4. 60-40 rosin-core solder (supplied)
- 5. Volt.-ohm meter

2.5 ORIENTATION

The heat sink area (large foil area) will be located in the upper righthand corner of the board when the edge connector is positioned at the bottom of the board. In this position, the component (front) side of the board is facing up. (Note that the words "COMPONENT SIDE" are silk screened on the component side of the board.) Subsequent position references assume this orientation.

2.6 ASSEMBLY PROCEDURE

Refer to assembly drawing in Section V.

CAUTION

THIS DEVICE USES MOS MEMORY INTEGRATED CIRCUITS (IC1 - 32) WHICH CAN BE DAMAGED BY STATIC ELECTRICITY DISCHARGES. HANDLE THESE ICS SO THAT NO DISCHARGE FLOWS THROUGH THE IC. AVOID UNNECESSARY HANDLING AND WEAR COTTON, RATHER THAN SYNTHETIC, CLOTHING WHEN HANDLING THESE ICS. (STATIC CHARGE PROBLEMS ARE MUCH WORSE IN LOW HUMIDITY ENVIRONMENTS.)

- () <u>Step 1</u>. Check circuit board to insure that there are no shorts between the memory chip mounting pads and that neither the +8-volt bus nor the +5-volt bus are shorted to ground. Using an ohmmeter on its <u>lowest</u> scale, make the following measurements:
 - () 8-volt Bus Test. Measure between edge connector pin 1 or 51 (left end of connector) and pin 50 or 100 (right end of connector). There should be no continuity.
 - () 5-volt Bus Test. Measure between positive mounting pad for C3 and pin 50 or 100 of edge connector. There should be no continuity.
 - () RAM Area Test. Measure between ground (edge connector pin 50 or 100) and each mounting pad (excluding pad 9 which is connected to ground) for ICl. Also measure between +5-volt bus (positive mounting pad for C3) and each mounting pad (excluding pad 10 which is connected to +5 volts) for ICl. Then measure between all combinations of vertically and horizontally adjacent pads for ICl. There should be no continuity in any of these measurements.

- If you measure continuity in any of the preceding tests, the PC board is defective and should be returned to Processor Technology for replacement. If none of the measurements show continuity, proceed to Step 2.
- () Step 2. Install RAM DIP sockets and check installations. Install these sockets in the indicated locations with their end notches oriented as shown on the assembly drawing. Take care not to create solder bridges between the pins and/or traces. (Note that after each column of sockets--e.g., IC8,16,24 & 32 and IC1,9,17 & 25--is installed, you will be testing for any solder bridges (shorts) you may have created.)
 - () IC8,16,24 and 32. Install 16-pin DIP sockets in locations IC8,16,24 and 32. Then make the "RAM Area Test" described in Step 1 of the Assembly Procedure. Make the measurements at IC8. If any of the tests fail, you created a solder bridge at one or more points in the column of sockets just installed. Find and eliminate the short(s) before proceeding further. If your installations pass the tests, continue on to the next column.
 - () IC7,15,23 and 31. Install 16-pin DIP sockets in locations IC7,15,23 and 31. Check this column as you did IC8,16,24 and 32, but make the measurements at IC7.
 - () IC6,14,22 and 30. Install 16-pin DIP sockets in locations IC6,14,22 and 30. Check this column as you did IC8,16,24 and 32, but make the measurements at IC6.
 - () IC5,13,21 and 29. Install 16-pin DIP sockets in locations IC5,13,21 and 29. Check this column as you did IC8,16,24 and 32, but make the measurements at IC5.
 - () IC4,12,20 and 28. Install 16-pin DIP sockets in locations IC4,12,20 and 28. Check this column as you did IC8,16,24 and 32, but make the measurements at IC4.
 - () IC3,11,19 and 27. Install 16-pin DIP sockets in locations IC3,11,19 and 27. Check this column as you did IC8,16,24 and 32, but make the measurements at IC3.
 - () IC2,10,18 and 26. Install 16-pin DIP sockets in locations IC2,10,18 and 26. Check this column as you did IC8,16,24 and 32, but make the measurements at IC2.
 - () ICl,9,17 and 25. Install 16-pin DIP sockets in locations ICl,9,17 and 25. Check this column as you did IC8,16,24 and 32, but make the measurements at ICl.

After installing the sockets for ICl through 32 and checking your installations for freedom from solder bridges, proceed to Step 3.

() <u>Step 3</u>. Install remaining DIP sockets. Install each socket in the indicated location with its end notch oriented as shown on the assembly drawing. Take care not to create solder bridges between the pins and/or traces.

LOCATION	SOCKET TYPE
() IC33	14 pin
() IC34	14 pin
() IC35	14 pin
() IC36	14 pin
() IC37	16 pin
() IC38	16 pin
() IC39	14 pin
() IC40*	None*
() IC41	14 pin

- *This location is for the "wait state counter" which is not required since the 4KRA runs at maximum speed. Thus, IC40 is not supplied with your kit. For special applications a 74LS109, which needs a 16-pin socket, can be installed in this location.
- () <u>Step 4</u>. Install heat sink. Position the large, black heat sink (flat side to board) over the square foil area in the upper right corner. Orient the sink so that the triangle of mounting holes is under one of the triangular cut-outs in the sink. Using two 6-32 screws, lockwashers and nuts, attach heat sink to board. Insert screws from back (solder) side of board. (Refer to Figure 2-2 on Page II-8.)
- () Step 5. Install IC42 (340T-5.0 or 7805UC). Position IC42 on heat sink and observe how the leads must be bent to fit the mounting holes. Note that the center lead (3) must be bent downwards at a point approximately 0.2 inches further from the body than the other leads. Bend the leads so that no contact is made with the heat sink when IC42 is flat against the sink and its mounting hole is aligned with the hole in the sink. Fasten IC42 to sink using 6-32 screw, lockwasher and nut. Insert screw from back (solder) side of board. Solder and trim leads. (Refer to Figure 2-2.)
- () <u>Step 6</u>. Install male Molex right angle connector in its location directly below the heat sink. Position connector with pin 1 at top, insert leads in mounting holes, solder and trim.
- () <u>Step 7</u>. Install diodes Dl and D2 (1N270) in their locations in the lower left corner. Position Dl so that its dark band

mark (cathode) is at the bottom, and position D2 so that its dark band mark is on the righthand side. Solder and trim leads.

() <u>Step 8</u>. Install diodes D3, D4 and D5 (lN4001) in their locations on the middle righthand side of the board. Position D3 and D5 so that their dark band marks (cathode) are at the top, and position D4 so its dark band is at the bottom.




Figure 2-2. Heat sink and IC42 installation.

() <u>Step 9</u>. Install the two tantalum capacitors in the following locations. Take care to observe the proper value and orientation for each installation.

LOCATION	VALUE (ufd)	ORIENTATION
() C2	15.	"+" lead top
() C3	1	"+" lead left

Check the capacitors for correct value and orientation, bend leads outward on solder (back) side of board, solder and trim.

() <u>Step 10</u>. Install all disc capacitors, except C25, in numerical order in the indicated locations. Insert, pull down snug to board, bend leads outward on solder (back) side of board, solder and trim.

NOTE

Disc capacitor leads are usually coated with wax during the manufacturing process. After inserting leads through mounting holes, remove capacitor and clear the holes of any wax. Reinsert and install.

Refer to footnote at the end of this step before installing asterisked (*) capacitors.

<u>LOCATION</u>	VALUE (ufd)	$\underline{\mathtt{TYPE}}$
() Cl	.1	Disc Ceramic
() C4*	.1	Disc Ceramic
() C5*	.1	Disc Ceramic
() c6*	.1	Disc Ceramic
() c7	.1	Disc Ceramic
() C8	.1	Disc Ceramic
() c9*	.1	Disc Ceramic
() clo*	.1	Disc Ceramic
() C11*	.1	Disc Ceramic
() C12*	.1	Disc Ceramic
() C13*	<u>-</u> 1	Disc Ceramic
() cl4*	.ī	Disc Ceramic
() c15*	.1	Disc Ceramic
() cl6*	.1	Disc Ceramic
() C17*	.1	Disc Ceramic
() C18*	.1	Disc Ceramic
() C19*	.1	Disc Ceramic
() C20*	.1	Disc Ceramic
() C21*	.1	Disc Ceramic
() C22*	.1	Disc Ceramic
() C23*	.1	Disc Ceramic
() C24*	.1	Disc Ceramic
() C25	(Will be installed in Step	

^{*}These capacitors must be positioned so that they fit between the IC's without touching them. To accomplish this, bend the leads as shown in Figure 2-3 on Page II-10 before inserting into board.

() <u>Step 11</u>. Install all resistors in numerical order in the indicated locations. Bend leads to fit distance between the mounting holes, insert, pull down snug to board, bend leads outward on solder (back) side of board, solder and trim. Refer to footnote at the end of this step before installing asterisked (*) resistor.

(Step 11 continued on Page II-10.)

LOCA	ATION	VALUE	E (OHMS)	<u>ç0</u>	LOR C	<u>ODE</u>	
()	Rl	470		yellow			
()	R2	1.5K	(or 2.2K)	brown-			
()	R3	470		yellow			
()	R4	1.5K	(or 2.2K)	brown-	green	-rec	1* *
<i>(</i>)	R5	1.5K	(or 2.2K)	п	Ħ		* *
()	R6	1.5K	(or 2.2K)	п	f1	- 11	* *
i i	R7	1.5K	(or 2.2K)	11	Ц	u	**
()	R8		(or 2.2K)	II.	П	11	**
()	R9		(or 2.2K)	П	11	II	**
()	R10		(or 2.2K)	п	П	11	**
()	Rll	1.5K	(or 2.2K)	Ħ	П	П	**
()	R12	1.5K	(or 2.2K)	u	п	П	**
()	R13*	39, 2	•	orange	-whit	e-b]	Lack
()	R14	1.5K	(or 2.2K)	brown-	green	-rec	1**

^{*}Do not install R13 unless you intend to use battery standby power.

^{**}Red-red-red if 2.2K ohms.




Figure 2-3. Disc capacitor lead formation for between IC's installation.

() <u>Step 12</u>. Install Augat pins as follows:

NOTE

You will find it helpful to hold the board between two objects so that it stands on one edge.

() Area A. Remove two pins from the carrier. Insert them into the mounting holes from front (component) side of board. Solder pins from back (solder) side of board so that the solder "wicks up" to the front side. (This will hold the pin firmly in place.)

Rev A II-10

Insert a component lead into one pin and reheat the solder. Using the component lead, adjust pin until it is perpendicular to board. Allow solder to cool while holding the pin as steady as possible. Repeat this procedure with the other pin.

NOTE

If the cooled solder is mottled or crystallized, a "cold joint" is indicated, and the solder should be reheated.

Check both installations for cold joints and solder bridges.

- () Area B. Remove three more pins from the carrier and install them in mounting holes P, C and U. Install these as you did the Area A pins. Check for cold joints and solder bridges.
- () <u>Area C</u>. Remove the remaining three pins from the carrier and install them in mounting holes N, Y and W. Install these as you did the Area A pins. Check for cold joints and solder bridges.
- () Area D. Augat pins are not supplied for this area since the 4KRA runs at maximum speed and requires no wait states. (Should you have three pins available and wish to install them in WF, 2 and 1, do so. Install them as you did the Area A pins and check for cold joints and solder bridges.)
- () <u>Step 13</u>. Install DIP switch in its location below IC34. Position it so that the <u>highest</u> numbered switch is as far to the right as possible (the Al2 mounting pads).

As you will note, the DIP switch mounting area will accommodate a 7-position switch. If a 7-position switch is supplied, only switches 4,5,6 and 7 are used for Al5,Al4,Al3 and Al2 respectively. With a 6-position switch, switches 3,4,5 and 6 are used, and with a 5-position switch, switches 2,3,4 and 5 are used. If a 4-position switch is supplied, switches 1,2,3 and 4, of course, are used for Al5,Al4,Al3 and Al2 respectively.

- () <u>Step 14</u>. Fill all exposed (not covered with lacquer) feed-through holes near the heat sink with solder.
- () <u>Step 15</u>. Using the #24 bare wire, install jumpers in Areas A, B and C according to your selection of the options described in Section III.

- () <u>Step 16</u>. Set DIP switches to select the desired starting address as described in Section III, Paragraph 3.5.
- () <u>Step 17</u>. Check regulator operation. This check is made to prevent potential subsequent damage to the ICs from incorrect voltages.
 - () Install 4KRA in computer. (The use of a Processor Technology EXB Extender Board is recommended.)

CAUTION

NEVER INSTALL OR REMOVE CIRCUIT BOARD WITH POWER ON. TO DO SO CAN DAMAGE THE BOARD.

- () Turn power on and measure the voltage between cathode of diode D3 (positive) and anode of diode D4 (ground). You should measure +5 V dc ±5%.
- () If voltage is incorrect, determine and correct the cause before proceeding. Especially check for solder shorts.

If voltage is correct, go on to Step 18.

() <u>Step 18</u>. Install the following IC's in the indicated locations. Pay careful attention to the proper orientation.

NOTE

Pin 1 is positioned at the lower left corner of each IC location, and is indicated by a dot on the PC board and assembly drawing.

	<u>IC</u>	NO.	TYPE
():	IC33	74LS05
()	IC34	74L\$136
()	IC35	74LS00
()	IC36	74L\$13
()	IC37	74367, 8097 or 8T97
()	IC38	74367, 8097 or 8T97
()	IC39	8836 or 8T380
()	IC40*	74LS109 (not supplied)
į.)	IC41	74LS132

*This IC, the "wait state counter" is not required since the 4KRA runs at maximum speed. IC40 is consequently not supplied with your kit. For special applications, a 74LS109 can be used in this location. () <u>Step 19</u>. Install ICl through IC32 in numerical order in their respective locations. Pay careful attention to the proper orientation.

NOTE

Pin 1 is indicated by a dot on the PC board and assembly drawing.

CAUTION


IC1 - IC32 (TYPE 91L02A or 21L02B) ARE MOS DEVICES. REFER TO <u>CAUTION</u> ON PAGE II-5.

() <u>Step 20</u>. Install the 4KRA in your computer and test it for proper operation. Test programs and instructions for testing the module are provided in Appendix V of this manual.

CAUTION

NEVER INSTALL OR REMOVE 4KRA WITH COMPUTER POWER ON.

() <u>Step 21</u>. If you intend to use the battery standby power feature of the 4KRA, fabricate a "cable" to interconnect the 4KRA and your standby supply. A mating connector for the male Molex you installed in Step 6 is provided for this purpose. Fabrication and power supply details are shown in Figure 2-4.



*Standard or alkaline batteries, with their attendant shorter life, may also be used. Recharging circuitry on the 4KRA continuously charges batteries during normal operation.

Figure 2-4. Standby power supply and interconnection.

II - 13

SECTION III

OPTION SELECTION

4KRA STATIC READ/WRITE MEMORY MODULE



3.1 OPTION SELECTION

Jumper options that control three operating parameters are provided on the 4KRA Memory Module. They are: phantom memory disable, power-up initialization and waiting time. The starting address for the module is selectable with four switches. Use the following selection instructions along with the assembly drawing in Section V.

3.2 MEMORY DISABLE OPTION (AREA A)

Select the phantom disable option only if the 4KRA is to be used at address zero with a Processor Technology ALS-8 Firmware Module. Selection is accomplished by installing a jumper (#24 bare wire is recommended) between the two Augat pins in Area A. With this jumper installed, the 4KRA will be disabled by the signal, PHANTOM, supplied by the ALS-8 on bus pin 67.

If the 4KRA is not to be used at address zero with the ALS-8, DO NOT install the Area A jumper.

3.3 POWER-UP INITIALIZATION OPTION (AREA B)

The jumper arrangement in <u>Area B</u> determines whether the 4KRA will come up in the protected or unprotected mode when power is initially applied or restored after a power failure. In the protect mode, a random operation cannot improperly rewrite retained data.

To select the power-up protect mode, install a jumper (#24 bare wire is recommended) between the C and P pins in Area B. On the solder (back) side of the board install C25 (.1 ufd disc ceramic capacitor) from GROUND to POINT U. (See Figure 3-1 on Page III-2.)

To select the power-up <u>unprotect mode</u>, install the jumper between the C and U pins in <u>Area B</u>. On the solder (back) side of the board install C25 (.1 ufd disc ceramic capacitor) from GROUND to POINT P. (See Figure 3-1 on Page III-2.)

3.4 WAITING TIME OPTIONS (AREAS C and D)

3.4.1 Wait State Enablement (Area C)

Since the 4KRA operates at maximum speed, you normally will not enable the wait state option.

To configure the 4KRA for <u>no waiting time</u>, install a jumper (#24 bare wire is recommended) between the W and N pins in <u>Area C</u>.

For special applications, you may wish to enable the wait state option. To do this, install a jumper between the W and Y pins in <u>Area C</u>.

(Paragraph 3.4.1 continued on Page III-2.)

NOTE

Enabling the wait state option has no meaning if IC40, the wait state counter, is not installed.

3.4.2 Number of Wait States (Area D)

The 4KRA can be configured for one or two wait states. Each wait state is 0.5 usec in duration.

To select one wait state, install a jumper (#24 bare wire is recommended) between the WF and 1 pins in Area D.

To select two wait states, install a jumper between WF and 2 pins in Area D.

NOTE

Wait states cannot be selected unless IC40, the wait state counter, and the W-to-Y jumper in Area C are installed.

3.5 STARTING ADDRESS SELECTION (DIP Switch)

One of 16 possible starting addresses for the 4KRA is selected by the settings of four switches (Al5,Al4,Al3 and Al2) in the DIP switch.

To select the desired address, set the Al5, Al4, Al3 and Al2 switches according to Table 3-1.




Figure 3-1. C25 installation for power-up initialization.

III-2

Table 3-1. 4KRA Starting Address Selection.

STARTING A	DIP	SWITC	H SET	rings	
Decimal	Hex	A15	Al4	A13	Al2
0	0000	х	Х	Х	X
4,096	1000	х	X	Х	С
8,192	2000	х	Х	C	Х
12,288	3000	x	X	С	С
16,384	4000	х	С	Х	Х
20,480	5000	Х	С	X	С
24,576	6000	х	С	С	х
28,672	7000	Х	С	С	С
32,768	8000	С	X	X	Х
36,864	9000	С	Х	X	С
40,960	A000	С	X	С	X
45,056	в000	Ç	X	С	С
49,152	C000	С	С	Х	х
53,248	D000	С	С	Х	С
57,344	E000	С	С	С	Х
61,440	F000	С	С	С	С
X = switch open (OFF)					
C = switch closed (ON)					

C = switch closed (ON)

^{*}Only the indicated starting addresses are available. No intermediate addresses can be used.

SECTION IV

THEORY OF OPERATION

4KRA STATIC READ/WRITE MEMORY MODULE



4.1 GENERAL DESCRIPTION

Refer to the 4KRA schematic diagram in Section V of this manual.

Address lines AØ through A9 are connected directly from the bus to the ten address input pins of each RAM (random access memory) chip, ICl through IC32. The memory matrix consists of four, 8-bit word "pages". Only one page at a time, however, is selected to read information to, or write information from, the data buses.

In a memory write operation, the 4KRA writes data from the data-out bus, DOØ through DO7. Each data-out line is connected directly to the DI (data in) input of one RAM chip in each page of memory. Thus, each RAM chip in a page stores one bit of the word in that page.

In the memory read mode, the 4KRA reads information to the data-in bus, DIØ through DI7. The DO (data out) outputs of the RAMs are tri-state types that float in a high-impedance condition when they are not selected. They can therefore be--and are--connected in parallel from one page to the next. As a result, only the bits in the selected page can be gated to DIØ through DI7.

Full addressing of the 4KRA is done on AØ through Al5, with each of the following segments performing the indicated function:

ADDRESS BITS	FUNCTION
AØ - A4	Selects row inside RAM chips (one of 32)
A5 - A9	Selects column inside RAM chips (one of 32)
AlØ - All	Selects memory page (one of four)
Al2 - Al5	Selects 4KRA module (one of 16)

4.2 READ OPERATION

Data from the selected memory page is applied to tri-state bus drivers, IC37 and IC38. The drivers are enabled only if the output on pin 8 of IC36 is low, which only occurs when all four inputs are high.

Pin 8 of IC36 is low when: 1) SMEMR and PDBIN are high and SOUT and SINP are low, and 2) the wire OR'ed output of comparator IC34 (pins 3, 6, 8 and 11) is high. The first condition occurs when the processor requests, and is ready to receive, memory data. The second condition occurs when the address bits on Al2 through Al5 match the 4KRA address set-up by the jumpers (or DIP switch) in Area E. Thus the first condition exists for any memory read operation, but the second only occurs when the module is specifically addressed.

If the 4KRA is used at address zero with a Processor Technology ALS-8 Firmware Module, the Area A jumper will be in. Should this be the case, the 4KRA is disabled when the ALS-8 supplies a PHANTOM signal on bus pin 67.

Address bit Al \emptyset and All select the 1K memory page to be accessed. They are decoded in IC35 to supply a CE \emptyset , CE1, CE2 or CE3 signal. The applicable signal enables the eight RAMs in the selected page.

In summary, Al2 through Al5 select the card, AlØ and All select the memory page, and AØ through A9 select the word in the page to be read. The data is presented to the bus drivers, IC37 and IC38, which gate the data to the DI bus when the processor requests the data.

4.3 WRITE OPERATION

A write operation is similar to the read operation except MWRT is high instead of SMEMR. IC37 and 38 are disabled and pin 6 of IC36 is low for the duration of the MWRT pulse. The CPU controls the timing of this pulse. With pin 6 of IC36 low, all RAMs are partailly enabled to read data from the DO bus. The page to be written into is selected by AlØ and All.

In order for pin 6 of IC36 to be low, pin 6 of IC41 must be high and the module must be selected (all outputs of IC34 are high). IC41 is connected as a latch which is set or reset by the PROT and UNPROT signals on bus pins 70 and 20. When PROT goes high to set the latch, pin 8 of IC41 goes high and pin 6 of IC41 goes low. This low inhibits WRITE ENABLE and provides an active low PS signal on pin 13 of IC38. A low PS turns computer PROT light on to indicate that the page of memory is protected. When UNPROT goes high, the latch resets so that pin 6 of IC41 is high to enable memory write operations on the card.

The jumper arrangement in Area B is used to select the power up protect or power up unprotect mode. In brief, Area B permits POC to perform the same function as PROT (C-to-P jumpered) or UNPROT (C-to-U jumpered) when computer power is turned on. If neither jumper is installed, it is necessary to issue the proper PROT or UNPROT signals to memory when first powering the computer to guarantee a known state.

4.4 WAIT STATES

The RAM chips supplied with the 4KRA provide valid data within one CPU cycle time (500 nanoseconds). When such fast RAMs are used, the Area C jumper which selects waiting time is connected to the N terminal, which connects a "high" level to pin 12 of IC38. When this section of the bus driver is enabled (low on pin 15) by a low on pin 3 of IC39, the PRDY signal to the bus is driven high.

Therefore, the memory card sends a "ready" signal back as soon as it is addressed. The data will be ready before the processor is.

In certain special applications, or if slower RAM chips or a faster CPU are used, one or two "wait" cycles must be allowed to pass before the CPU is allowed to accept the data. IC40 comprises a two-bit shift register which may be selected to give a high level at pin 6 after one or two PSYNC pulses. IC40 is a dual J-K flip-flop with positive clock. The outputs of each section change on the low-to-high transition of the clock signal, depending on the condition of the J and \overline{K} inputs. The changes occur according to the following table:

J low, $\overline{\mathtt{K}}$ high	no change
	Q goes high
J low, \vec{K} low	Q goes low
J high, \overline{K} low	O changes to the opposite level

When PSYNC goes high section 2 is reset, if it was not already reset. Pin 6 goes low and since both J and \overline{K} inputs to section 1 are now low, section 1 Q goes low on the high-to-low transition of $\emptyset 2$ clock.

When PSYNC goes low, section 2 may change state on the next high-to-low $\emptyset 2$ transition. If the J input (pin 2) is high, section 2 will be set on the next high-to-low transition of $\emptyset 2$. This will happen if the jumper is connected from W to 1. The same clock transition will cause section 1 to change state. Note that the "old" data at the output of section 2 is what counts for this clock transition. The "new" data does not appear at the outputs until some time after the clock transition.

Now both sections are set. Since pin 2 is now low and pin 3 high, section 2 will remain this way until PSYNC resets it. The same conditions hold true at the inputs to section 1, so it will remain without changing state.

If the jumper was connected to 2 (pin 10), then section 2 would not set on the first clock pulse after PSYNC. Section 1 would still change state on this transition, however. The conditions would then be correct to allow section 2 to set on the next clock pulse. Section 1 would change state again on that transition. The two sections would then "lock up" with section 1 reset and section 2 set.

Thus, if IC40 is installed and the wait states are jumpered in, pin 6 will go high on the first high-to-low transition of $\emptyset 2$ after PSYNC if 1 wait state is selected. Pin 6 will go high on the second high-to-low transition of $\emptyset 2$ after PSYNC if 2 wait states have been selected. Pin 6 will in either case remain high until the next PSYNC.

SECTION IV

4.5 POWER SUPPLY

IC42, a series voltage regulator, supplies on-card regulation, maintaining a constant 5 V dc output. Input bypass capacitor (C3) provides additional filtering of the 8 V dc input, and the output bypass capacitor (C2) improves transient response by attenuating transients.

Diode D4 is a protective shunt that prevents damage to the 4KRA if it is plugged into the computer backwards. D5 and limiting resistor R13 permit the standby battery supply, if used, to continuously charge during normal operation. Should there be a power loss, and the standby power supply is connected, D3 conducts to make battery power available to the 4KRA. Under normal operating conditions, D3 isolates the standby supply from +5 V dc.

	,	


SECTION V


DRAWINGS

4KRA STATIC READ/WRITE MEMORY MODULE




: :	,	
	•	
	·	





" - 40). Hage € Page 1 Page 2 Page 3 **95** 0⊩0 8097 or 8197 WED-<4∏ DI2 DD 2 88 8097 or ÷ (30) <42 DI3 ±5 **29** <u>CE</u> D→ WE D→ ∷3 <u>89</u>) 46 82 <<u>9</u>1 014 47 [83] 8097 or 8197 92 DI5 CE D-IC 30 Bus Enoble <93 DI6 8097 or **≪**33 Di7

71.80°



· •	,	

L

APPENDICES

4KRA STATIC READ/WRITE MEMORY MODULE



: :	•	,	
	•		
	•		

Warranty

PROCESSOR TECHNOLOGY CORPORATION, in recognition of its responsibility to provide quality components and adequate instruction for their proper assembly, warrants its products as follows:

All components sold by **Processor Technology Corporation** are purchased through normal factory distribution and any part which fails because of defects in workmanship or material will be replaced at no charge for a period of 3 months for kits, and one year for assembled modules, following the date of purchase. The defective part must be returned postpaid to **Processor Technology Corporation** within the warranty period.

Any malfunctioning module, purchased as a kit directly from **Processor Technology** and returned to the factory within the three-month warranty period, which in the judgement of **PTC** has been assembled with care and not subjected to electrical or mechanical abuse, will be restored to proper operating condition and returned, regardless of cause of malfunction, without charge. Kits purchased from authorized **PTC** dealers should be returned to the selling dealer for the same warranty service.

Any modules purchased as a kit and returned to **PTC**, which in the judgement of **PTC** are not covered by the above conditions, will be repaired and returned at a cost commensurate with the work required. In any case, this charge will not exceed \$20.00 without prior notification and approval of the owner.

Any modules, purchased as assembled units are guaranteed to meet specifications in effect at the time of manufacture for a period of at least one year following purchase. These modules are additionally guaranteed against defects in materials or workmanship for the same one year period. All warranted factory assembled units returned to **PTCO** postpaid will be repaired and returned without charge.

This warranty is made in lieu of all other warranties expressed or implied and is limited in any case to the repair or replacement of the module involved.

= 16 bit address

Àġ

D16 - constant, or logical/arithmetic expression that evaluates

constant, or logical/arithmetic expression that evaluates

to an 8 bit data quantity

80

to a 16 bit data quantity.

Corp.
Technology
ocessor



꿉

APPENDIX II

space (6) HEX-ASCII TABLE 55 55 57 57 57 Printing 30 0 31 1 32 33 34 35 36 36 36 39 39 HEX - ASCII TABLE Ą 80 ALT MODE RUB OUT Non-Printing X-OFF NO-X TAPE ORI RST SPHL BELL **4 10 2 1** 9 9 90 08 8 NCHG XCHG PUSH PUSH PCHL ŽΗ CPO CNC НРО РОР HST POP POP Ser Too HST SBI RST CPE SU <u>М</u> Ā 9 E9 Adi ĄĠ 80 OHA ORA ORA ORA CMP OMP CMP CMP CMP CMP CMP RNZ POP JNZ JMP CNZ ADI ANA XRA XBA XRA ORA ORA CMP ANA ANA Ϋ́ΗΧ XHA XRA XHA XHA >0M Ş ٥ δ ADD ADD ADD ADD ADD ADD ADD ADC ADC ADC ADC ADC ADC ADC SUB SUB SUB SUB SUB SUB SUB SUB SUB SBB SBB SBB SBB

о Б Б

SP,D16 Àď

× ×

δ ΑQΛ MOV MOV ΛOM ΔOM

¥ď

3

Š

DAD

910

STAX

550 554 554 556 556 557 558 558

L.D8

Σ× OMA

DCH DCH

DCH

ž ž

Ž

и т ш

 $\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A}\bigvee_{\mathbf{A}}\bigvee_{\mathbf{A$

∑ Ш E.A H B

Ş N . No No ^CIA QΜ . NO \$ \$ \$ \$ **M** \$ \$ \$ **M** \$ \$ \$ ΝON ^OM NOV AOM MO∨ MOV δ

M.D8

≥

DCB

DCH

2

RRC

LOAX

ΧOΔ

E E

DAD

نــ س

O

Sp

 Γ i. I

DAD Š DCH CMC MOV MOV NOV >OM MOV MOV 20**X** MOV MOV MOV 208 MOV MOV **≥**0× ^0**¥**

DA ď \leq

0 D16 0 0

SYAX

90 01 11 13 13 15

ž

Σ

A 138 е В 9.0

D.08

MΩ RAL

DCR

α Z

ž

MOV

00

DAU

LDAX

DCX DCR

Σ ⋛

₩ 4

T.

▼ T 0 C 0.1 I

щ

Ş M O M ÇQW ΛOM NO M **₩**0 ΔÓΜ

> H 016 Ą

×

SHLD

DCR

ď

F. D8

RAR

98 36 70

=
×
Ճ
준
₹

i S	5	_	Her			_	Decimal	_		_	- Ga	_		Diogram		_	_	ASCII	}			000	e c												E CHO) -												
CONSTANT		(080H	¥		1050	407	3		720	720	1		140118	001108		j	2	.60			0000	CA ERA					+							STANDARD	SETS		A CET			C SET	D SET						SP SET	PSW SET							kgs)
	a	ם מ	ا د	۵	ш	I	: _	: ر	Σ	∢		8	١ (، د		ш		: -	: د	Σ	⋖		a	۱ (ш	I			≥	⋖				NOI					۰,														fected;	(exception: INX & DCX affect no Flags)
	¥Q.×	()	Y X	×Η×	×RX ¥	XRA	AGX	2 5	K K K	ΧΗΧ		OR A	ò		OHA	¥ O B V	000	0	É	₹	ĕ.		OMP O	9	L 1	Š	SMP	CMP	Q.V.	5	Š	Š			PSEUDO	INSTRUCTION			Ď.		J 016		0.15												RRYa	g S
	4	2 :	2	₹	¥	Y	4	? !	Ą	Ą		8	ă	ā	82	8	ă	3 2	6	8	83		88	6	ŝ	¥	8	မ္တ	6	3 2	뭐	#			ĸ	SE		à	֓֞֞֝֞֜֜֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֓֡֓֓֡֓֡֓֡֓֡	Ŋ	읎		č	2	Š	2								방	¥O Xde	0 * X
ж		٥ (_	w	1			Σ	⋖					_	ш	ı	_		Σ	<		-		١,	_	ш	I	_	. ,	₹	<		•	U		ı Tı		Í	_	5	4		Œ	.	3 1	<u>.</u>	11	I		2	€	1	= 16 bit address	 all Flags except CARRY affected; 	
ACCUMULATOR*	000				9	ADO.				ADD.		ADC				ADO					ADC .		SUB				SUB	SUB				SUB			888					- 1888	888			ANA					ANA	ANA				16 DA	SH FIS	(exce
ACCU		€ • 200			₹ 69		. 4 . 4			87 A		88							י בי					1 2						2 6					86					90		. L		40						A5 A		_			1 <u>2</u>	
Ŧ	ū	ם נו			m m				Ŋ	¥,¥		Ð				Ξ				Σ	∢ I		9			_	L,E				_	۲		89						ب. ک		2		4					¥.	¥			. !	lares		
MOVE (cont)	Š	≧ ?	2 :	≩	Š	2	Ì		Ş	§		≥	3	<u> </u>	<u> </u>	<u>}</u>	2	Š	2	<u>≥</u>	≥		٥ ع	2	2	≥	≧	Ņ Ω	S N	2 2	Š	Š		Ş	Ş M	Š		2 3	≥	Ş Ş	!	\Q \	}	2	Ì	2	≥	≩	Š	Š	Q N	Š Š	•	ar eval.		
Q ∑	9	r N	en G	₹ S	28	Ç	2	3 ;	'n	5		8	ď	- I	8	63	4	ָ ס	8	9	67		68	9	3 3	š	99	ပ္ထ	Ĝ	֝֞֞֜֝֞֜֝֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֜֝֓֓֓֓֡֓֜֝֓֡֓֡֓֡֓֡	D D	9		2	7	2	! ?	? ;	4	75		7.7	:	7.	? ?	n :	X	9	5	5	K	1	1	Sion fin		
																							8.8	įÇ) ز	0.0	9,6	В,Н	_	: ب	Σ̈́	B,À		C.B	00	9 6	a u	ָּ עַ	ĭ	CL	ΣÇ	• •	Ç	ď) () () <u>(</u>	<u>.</u>	D,E	Η̈́O	חר	M	<u>۷</u>		expres		
in. ;-	ç	<u>ا</u> ا	ပ္	RAL	RAH					ŭ		٥	5 *	=	_	_							MOV B				₽ }	MOV B				œ Ş		λOM						Ş Ş				ر 20						₩			1		Ŀ	
AOTATE		i i			17 R					CONTROL		2				<u>a</u>				-	MOVE		▼				43 ▲	44 M				₹ 2		48 M	2 P					ð ∑				. ≩						28 N		57 K	100	Cavarm	quant	Sched
_	•		_										- `										•				Ī																										- <u>- </u>	= constant, or logical/arithmetic expression that evaluates	a 16 oit data quantity.	anily CARRY affected
	c	٠ د	-	N	ന	4	. 12		0	7									ĸ		α	1 C) : c	PUSH	PUSH PSW			٥ (<u>.</u>	ر				'n		<u>ত</u>			. 4-	<i>†</i>				INPUT/OUTPUT		8		,	USTAIN	a loo	V CAR
RESTART	190	2 6	E I	RST	RST	H.	120	2 6	2	HST									STACK OPS		<u> </u>	0 0	2 2	S	55		Č		Ş	g O	d O d	j	į	H :	돐			SPECIALS	֡֝֝֝֝֝֝֝֝֝֝֝֝֝֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֡֓֓֓֓֡֓֓֡			Š	Š	STC	2	5			Ō/L/		5		;	8 1 10	2	ਙ = +
ä	7	3 8	5	6	占	1	i Li	; ;	-	Ŧ									Ž.		Ç	3 2			is L		č	3 6	5	Ш	Œ		i	ມ່	E.			9	5		8	27	7	37	i c	5			Ī		23	08	Ž	d d		
																					_		, D16	_	Sp	_					+			_		SP								_	44	į ;	Ę		_	_	Adr	Adr				
z	Tao	_ P	Z :	N.	E S	S S	Code	, ,	Ï	랖	Z		:					1	TA I E												E AD	0 0 0	0 (2 (DAD S				į	STOR		AX B	DAX			٠ •			STAX D	SHLD		1	alcales		
RETURN		֓֞֜֞֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜			æ 8												4		MMEDIALE		03 LXJ				31 LXI	•					DOUBLE ADD	8			23 23						LOAD/STORE		OA L							12 \$		32 S	į	Mai e		
_		,	•		_				_	_	_								_		_		,	••	- ,					2			-			•																		ession		
	_	_			_	A	-				_							÷			_	_			2	3	_									**-		α				ш	I						∞			S		E EXE		
- !	140	֓֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	א כ	S	S	00	Oac	5 (C	Ö	Š								IMMEDIATE"		Q	Ş) (S	SBI	Z) >	Č	Ē.	į S						DECHEMENT**		200		3	20	DCH DCH	DCH	E C	2		5		Š	္ထ	ă	Š			X	fected
CALL	Ę	3 3	3	ဗ	2	2	Т	; (٦ د	F4	J.						-	1	Ī		90		ָ מ נ	°	범 :	E E	ù	μ . μ ί	ļ	H						Ö		90	3 6	3	15	5	52	2	ű	3 6	3		8	ţ,	28	38		OGICAKA 1.	ita quar	S.P. a
							Adr														 ند		·		ة مر نقا	<u>2</u>				~ ∀						*		r	a (٥	ш	I		. 2		•		8	۵	I	SP	1	constant, or regical arithmetic expression that evaluates	to an e on data quantily.	all Flags (C.Z.S.P) affected
	9	 ا ا	7	75	SEC	<u>بر</u>	0) (7	<u>-</u>	<u>`</u>	E H	}						IMMEDIATE		I N				₩ 	2				` 						INCREMENT**		aN				E E	E				· E			××	××××			CONSTAN	TE O	all Flag
JOMP		38			10	Y Y					F.A.						17.00		MME		90						 			3E						NCR			: = : {			<u>=</u>								. =		33		3		•


LOADING DIP (DUAL IN-LINE PACKAGE) DEVICES


Most DIP devices have their leads spread so that they can not be dropped straight into the board. They must be "walked in" using the following procedure:

- (1) Orient the device properly. Pin 1 is indicated by a small embossed dot on the top surface of the device at one corner. Pins are numbered counterclockwise from pin 1.
- (2) Insert the pins on one side of the device into their holes on the printed circuit card. Do not press the pins all the way in, but stop when they are just starting to emerge from the opposite side of the card.
- (3) Exert a sideways pressure on the pins at the other side of the device by pressing against them where they are still wide below the bend. Bring this row of pins into alignment with its holes in the printed circuit card and insert them an equal distance, until they begin to emerge.
- (4) Press the device straight down until it seats on the points where the pins widen.
- (5) Turn the card over and select two pins at opposite corners of the device. Using a fingernail or a pair of long-nose pliers, push these pins outwards until they are bent at a 45 degree angle to the surface of the card. This will secure the device until it is soldered.

SOLDERING TIPS

- (1) Use a low-wattage iron -25 watts is good. Larger irons run the risk of burning the printed-circuit board. Don't try to use a soldering gun, they are too hot.
- (2) Use a small pointed tip and keep it clean. Keep a damp piece of sponge by the iron and wipe the tip on it after each use.
- (3) Use 60-40 rosin-core solder ONLY, DO NOT use acid-core solder or externally applied fluxes. Use the smallest diameter solder you can get.
 - NOTE: DO NOT press the top of the iron on the pad or trace. This will cause the trace to "lift" off of the board which will result in permanent damage.
- (4) In soldering, wipe the tip, apply a light coating of new solder to it, and apply the tip to both parts of the joint, that is, both the component lead and the printed-circuit pad. Apply the solder against the lead and pad being heated, but not directly to the tip of the iron. Thus, when the solder melts the rest of the joint will be hot enough for the solder to "take," (i.e., form a capillary film).
- (5) Apply solder for a second or two, then remove the solder and keep the iron tip on the joint. The rosin will bubble out. Allow about three or four bubbles, but don't keep the tip applied for more than ten seconds.
- (6) Solder should follow the contours of the original joint. A blob or lump may well be a solder bridge, where enough solder has been built upon one conductor to overflow and "take" on the adjacent conductor. Due to capillary action, these solder bridges look very neat, but they are a constant source of trouble when boards of a high trace density are being soldered. Inspect each integrated circuit and component after soldering for bridges.
- (7) To remove solder bridges, it is best to use a vacuum "solder puller" if one is available. If not, the bridge can be reheated with the iron and the excess solder "pulled" with the tip along the printed circuit traces until the lump of solder becomes thin enough to break the bridge. Braid-type solder remover, which causes the solder to "wick up" away from the joint when applied to melted solder, may also be used.






PROCESSOR TECHNOLOGY CORPORATION

4KRA STATIC READ/WRITE MEMORY MODULE

APPENDIX IV



V.1 4K MEMORY TEST

The 4K memory test will effectively test any 4K segment of memory. The incrementing pattern used for the test will find errors in any but the most cantankerous, pattern sensitive, dynamic memory.

The test is performed in two segments: write and read. Write begins at the bottom of the 4K address (LOAD), writing zero and then writing an incrementing pattern to the "top". After each location is read and compared to its proper pattern, and if no errors are found, the starting pattern is incremented and the test is once again performed.

This read-write sequence continues until an error is found or until the machine is halted. If an error is found, all information relating to the error is saved in locations $\emptyset\emptyset\emptyset$ - $\emptyset\emptyset6$.

ADDRESS

- 5 High Address Error Pointer
- 4 Low Address Error Pointer
- 3 Write Data
- 2 Read Data (Error)
- l Page Down Count

V.1.1 Test Procedure

To use the test program given in Paragraph V.1.2, proceed as follows:

- () Step 1. Clear memory locations $\emptyset\emptyset\emptyset\emptyset$ through $\emptyset\emptyset\emptyset\emptyset$ 6 and load the hex code starting from location $\emptyset\emptyset\emptyset$ 7.
- () <u>Step 2</u>. As the code is entered, check the address for each input as a test of proper code and location.
- () <u>Step 3</u>. Check each location for the proper bits after all code is entered.
- () <u>Step 4</u>. Press RESET and RUN switches. The test should proceed as indicated by the address lights.

<u>NOTE</u>

A full test of all 256 bit patterns to all 4096 locations takes about 30 seconds with a fast memory.

() <u>Step 5</u>. Repeat test for one hour with the computer cover in place.

V.1.2 4K Memory Test Program

. 5

```
0000 * <<< 4K MEMORY TEST PROGRAM >>>
0000
                              0001 *
0000
                              0002 * ASSEMBLED ON SOFTWARE PACKAGE #1
0000
                              0008 LOAD EQU 4096
0000
                              0009 TOP EQU 32
0000
                              0010 SP EQU 6
0000
                              0015 *
0000
                              0020 ORG 7
0000
                              0025 *
0007
                             0030 START LXI SP, 6 SET UP ERROR CATCH
0007 31 06 00
                              0040
0040
000A AF
000B 47
000C
0045 *
000C 21 00 10
0050 OVER LXI H, LOAD LOAD ADDRESS
000F 48
0010 71
0055 WRITE MOV M, C PUT IN MEMORY
0011 23
0060 INX H NEXT ADDR
0065 INR C NEXT WRITE DATA
MOU A, H
                                            XRA A CLEAR REG A MOV B,A CLEAR B
000A AF
0012 0C 0065
0013 7C 1 0070
0014 FE 20 0075
0016 C2 10 00 0080
                                            CPI TOP IS H OVER THE TOP?
                                            JNZ WRITE IF NOT THEN MORE
                              0081 *
0019
                             0082 * READ TEST ROUTINE
0019
                             0083 *
0019
                                            MOV A.B GET FIRST WRITE DATA
MVI C.4° C HOLDS PAGE COUNT
LXI H. LOAD LOAD ADDRESS
                            0085
0019 78 ,
001A 0E 04 0990
001C 21 00 10 10 10 0095
001F 0096 *
001A 0E 04
                    0196 *
0100 NEXT LXI D, 1024 D-E COUNT K'S
0110 READ CMP M IS DATA OK?
0112 JNZ ERROR IF NOT CATCH IT
0115 DCR E
0118 JNZ OKTES
0120 DCR D ANOTHER PAGE DOWN
0125 JZ ONEK COUNT K'S
0133 *
001F 11 00 04
0022 BE
0023 C2 3B 00
0026 1D
                                            JNZ OKTES
DCR D ANOTHER PAGE DOWN
0027 C2 2E 00
002A 15
002B CA 33 00
0.05E
                           0135 OKTES INX H NEXT ADDRESS
0140 INR A
0145 JMP READ
002E 23
002F 3C
0030 C3 22 00
                             0146 *
0033
                             0150 ONEK DOR C ONE MORE K DOWN
0033 0D
                                            JNZ NEXT MORE K'S TO COUNT
                             0155
0034 C2 1F 00
                                             INR B
                             0157
0037 04
                             0160
                                             JMP OVER
0038 C3 0C 00
                              0170 *
003B
                           0475 *
                                          ERROR STUFF ROUTINE
003B
                              0180 *
003B
                              0185 * ADDRESS
003B
                             0186 * 5 HAS HIGH ERROR ADDR
003B
                             0187 * 4 HAS LOW " "
003B
```

PROCESSOR TECHNOLOGY CORPORATION

4KRA STATIC READ/WRITE MEMORY MODULE

APPENDIX V

0038	0188 * 3 HAS WRITE DATA
0 0 3 B	0189 * 2 HAS READ DATA (ERROR)
003B	0190 * 0 HAS PAGE DOWN COUNT
003B	0210 *
0 0 3 B	0215 *
003B E5	0216 ERROR PUSH H STUFF ADDRESSES
003C 57	0220 MOV D.A GET WRITE DATA
003D 5E	0225 MOV E,M GET READ DATA
003E D5	0230 PUSH DE PUT ON STACK
003F C5	0235 PUSH B ALL OF IT
0040 76	0240 AHHHH HLT STOP THIS NONSENSE
0 0 4 1	0245 *
0.041	0250 *

V.2 4KRA MEMORY TEST

The 4KRA memory test is designed to detect faulty memory bits and identify the general area in which a malfunction exists. To use this test, you will need a printer with an ESCAPE function.

V.2.1 Test Procedure

To use the test program given in Paragraph V.2.2, proceed as follows:

NOTE 1

The 4KRA to be tested must be in the <u>unprotected</u> power-up initialization mode (see Paragraph 3.3 in Section III of this manual).

NOTE 2

A 4KRA used to store the test program cannot be selected for testing.

- () <u>Step 1</u>. Load test program into memory starting at location gggg.

 Set 55 to multiple of Black Applies
- () Step 2. Set starting address of the 4KRA to be tested into Sense Switches 12 through 15. (These Sense Switches are set to the four highest order bits--Al5, Al4, Al3 and Al2--recognized by the module under test.) For example, set Switch 15 on (1) and Switches 14 through 12 off (0) to test a 4KRA with a starting address of 8000 (Hex).
- () <u>Step 3</u>. Start test by pressing RESET and RUN switches in that order.

NOTE

The test takes a minute or so to run. When it is done, a print routine will print a map that corresponds to the IC memory layout on the 4KRA board; that is, four eight-bit rows.

() <u>Step 4</u>. Analyze the map to determine which bits are defective. An example follows:

BIT NO. 7 6 5 4 3 2 1 0 (IC25)
(IC32) X G G G G G G G Page 3
G G G G G G G Page 2
G G G G G G G Page 1
(IC8) X G G G G G G Page 0
(IC1)

A "G" indicates all bits in the corresponding IC memory (IC25 for example) are good. An "X" indicates that one or more of the bits in the corresponding IC memory (IC28 for example) are defective. A defective bit, or bits, can be caused by a bad IC memory or a defect in one or more of the decoding and interface ICs.

() Step 5. The test may be repeated by striking the ESCAPE key.

NOTE

To test another 4KRA, set new address into Sense Siwtches and strike ESCAPE key.

V.2.2 4KRA Memory Test Program

0000 F3 1055 DI DISABLE INTERUPTS 0001 DB 01 1060 IN KBDI CLEAR KEYBOARD READY 0003 31 AA 01 1065 BGIN LXI SP, AREA+20H / RESTARTING POINT 0006 CD 38 00 1070 CALL CRLF RESTART FROM ESC	0000 0000 0000	1040 * ASSEMBLED ON THE ALS-8 SO 1045 * DEVELOPMENT SYSTEM 1050 *	[] #ATC
0003 31 AA 01 1065 BGIN LXI SP, AREA+20H / RESTARTING POINT 0006 CD 38 00 1070 CALL CRLF RESTART FROM ESC	0000 F3	1055 DI DISABLE	INTERUPTS
0006 CD 38 00 1070 CALL CRLF RESTART FROM ESC			
		1070 CALL CRLF RESTART	
0009 DB FF 1075 INSS IN OFFH READ SENSE SWITCHES		1075 INSS IN OFFH READ SEN	
000B E6 F0 1080 ANI OFOH MASK LOWER FOUR			
000D CA 09 00 1085 JZ INSS NOT ALLOWED			
0010 67 1090 MOV H, A SET UP START ADDRESS			TART ADDRESS
0011 2E 00 1095 MVI L,0		•	
0013 22 5A 01 1100 SHLD BBUF STORE START ADDRESS			
0016 21 00 00 1105 LXI H,O /CLEAR MAP			AP
0019 22 52 01 1110 SHLD EBUF			
001C 22 54 01 1115 SHLD EBUF+2	=		
001F 1120 = END = START + 4K			
001F 2A 5A 01 1125 LHLD BBUF			
0022 3E 10 1130 MVI A, 10H			
0024 84 1135 ADD H			
0025 67 1140 MOV H, A			
0026 2B 1145 DCX H			
0027 22 5C 01 1150 SHLD BBUF+2 /STORE END ADRS			ND ADRS
002A C3 62 00 1155 JMP MRCK GO TO MEMORY CHECK			MORY CHECK
002D 1160 *			
002D DB 00 1165 OUT8 IN VIDS READ I/O STATUS			STATUS
002F E6 80 1170 ANI 80H			
0031 CA 2D 00 1175 JZ OUT8 WAIT			
0034 78 1180 MOV A,B AKE THE CARREST S			- 6.7 mg - 15
0035 D3 01 1185 OUT VIDO XMIT DATA		7000 1000	'А
0037 C9 1190 * RET		1170	
0038 1195 *			
0038 06 0D 1200 CRLF MVI B,13 WRITE CR LF & 2 RUBOUTS		1200 CRLF MVI B,13 WRITE CR	LF & 2 RUBOUTS
003A CD 2D 00 1205 CALL OUT8			
003D 06 0A 1210 MVI B.10			
003F CD 2D 00 1215 CALL OUT8			
0042 06 7F 1220 MVI B,127	0042 06 7F		

0044	CD	2D	00	1225		CALL	OUT8	
0047				1230		CALL	OUT8	
004A				1235		RET		
004B	•,			1240				
004B	2.6	54	01		ACHK	LHLD	BBUF	FETCH ADDRESS
007D	27	27	01	1250		LDA		STOP ADDRESS
004E	חכ	עני	01			CMP	H	COMPARE HIGH ADDRESS
0051		C D	00			JNZ	ACH1	OCH HILD III III III III III
0052				1200			יווסם	STOP ADDRESS LOW
		5C	01	1265 1270		LDA		SIOL MDDUESS FOM
0058				1270		CMP	Ĺ	
0059		5D	00	1275		JNZ	ACH1	ODE CARRY TE PAUL
005C	37			1280	_	STC		SET CARRY IF EQUAL
005D				1285				THE PROPERTY OF A PARTY OF
005D	23				ACH1		H	INCREMENT START ADDRESS
005E	22	5 A	01	1295		SHLD	BBUF	STORE INCR START ADDRESS
0061				1300		RET		
0062				1305	₩.			
0062	21	0.1	00	1310		LXI	H,1	INITIALIZE PASS COUNT
0065	22	6 E	01	1315		SHLD	DBUF+4	STORE IT
0068	24	5.1	01	1320	MRC1	LHLD	BBUF	
006B	FE) n	01	1325		PUSH	H	SAVE START LOCATION
006C				1330		YRA	Ä	INITIALIZE MASTER PATTERN
				1225		STC	*	SET CARRY
006D				1000		PUSH	PSW	STORE MASTER PATTERN
006E	ro			1340		rusn	FOM	STORE PROTEIN THITEMAN
006F				1345	UDI 4	DHOH	nou	SAVE WORKING PATTERN
006F				1350	MKLI	PUSH	PSW	
0070				1355		MOV	M,A	
0071	CD	4B	00	1360		CALL	ACHK	CHECK IF LAST, INCREMENT
0074	DA	7C	00	1365 1370		JC	RDL1	DONE WRITING PATTERN
0077	F١			1370		POP	PSW	GET WORKING PATTERN
0078				1375		RAL		SHIFT WORKING PATTERN
0079	С3	6F	00	1380		JMP	WRL1	DO MORE WRITING
007C				1385				
007C	F 1			1390	RDL1	POP	PS₩	UNLOAD STACK
007D				1395		POP	PSW	GET MASTER PATTERN
007E				1400		POP	H	RESTORE START LOCATION
007F	22	5 A	01	1405		SHLD	BBUF	STORE START
0082		٠	• .	1410		PUSH	Н	SAVE START
0083				1115		PUSH	PSW	SAVE MASTER PATTERN
0084	1).			1420	*			••••
0084	F.S.			11125	RDL2	PUSH	PSW	SAVE WORKING PATTERN
0085				1430	NDDE	CMP	M	CHECK IT
		rs h	00	1435		CNZ	MTER	READ ERROR
0086						CALL	ESCP	CHECK FOR ESCAPE
0089				1440				SEQUENCE LOCATION
008C				1445	•	CALL	ACHK	NEXT PATTERN 1
008F		97	00	1450		JC	NXP1	
0092				1455		POP	₽S₩	GET WORKING PATTERN
0093				1460	•	RAL		SHIFT WORKING PATTERN
0094	C3	84	00	1465		`JMP	RDL2	DO MORE
0097				1470	• ,	ť		
0097	F 1			1475	NXP1	POP	PSW	UNLOAD STACK
0098				1480	•	POP	PSW	GET MASTER PATTERN
0099				1485		RAL		SHIFT STARTING PATTERN
009A		46	00	1490	,	JC	TST2	TEST 1 IS COMPLETE. DO TEST 2
009D				1495		POP	H	GET START
009E		E 4	n t	1500		SHLD	BBUF	STORE START
		ЭК	O 1			PUSH	H	SAVE START
00A1				1505				SAVE MASTER PATTERN
00A2	F 5			1510		PUSH	PSW	OWAE MEDIES LATIES

PROCESSOR TECHNOLOGY CORPORATION

4KRA STATIC READ/WRITE MEMORY MODULE

APPENDIX V

00A3		6 F	00		1515 1520		JMP	WRL1	CONTINUE TEST 1
0046	E1					TST2	POP	H	RESTORE START ADDR
00A7			01						STORE START ADDRESS
COAA	E5				1535		PUSH	H	SAVE START ADDRESS
OOAB	ΑF				1540		XRA	A	INITIALIZE MASTER PATTERN
OOAC	37				1545		STC		SET CARRY
OOAD	F5				1550		PUSH	PSW	SAVE MASTER PATTERN
OOAE					1555	•			
OOAE	F5				1560	WRL2	PUSH	PSW	SAVE WORKING PATTERN
OOAF	77	1. 5			1565		MOV	M, A	WRITE PATTERN TO MEMORY
0080	CD	48	00		1570		CALL	ACHK	INCR LOCATION, AND CHECK
0083	DA E 1	ВВ	υu		1575		JC		DONE WRITING
00B6 00B7					1580 1585 1590		POP	PSW	RESTORE PATTERN
1000	(C.2)	A E	00		1590		RAR JMP	WRL2	SHIFT PATTERN DO MORE
00B8 00BB 00BB	CJ	HE	00		1595		J P! F	MULS	DO BURE
0000	F1					RDL3	POP	PSW	UNLOAD STACK
OOBC	Fi				1605	נששוו	POP	PSW	GET MASTER PATTERN
OOBD					1610		POP	H	GET START
OOBE	22	5 A	01		1615		SHLD	BBUF	STORE START
00C1	E5	•			1620		PUSH	H	SAVE START
0002					1625		PUSH	PSW	SAVE MASTER PATTERN
0003					1630				
0003						RDL4	PUSH	PSW	SAVE PATTERN
00C4	ΒE				1640		CMP	М	CHECK IT
00C5	C4	F4	00		1645		CNZ		ERROR
0008					1650		CALL		CHECK FOR ESCAPE
OOCB					1655		CALL	ACHK	INCR LOCATION CHECK IF LAST
OOCE		D6	00		1660		JC	NXP2	NEXT PATTERN
00D1					1665		POP	PSW	GET WORKING PATTERM
00D2	1F		• •				RAR	h	SHIFT WORKING PATTERN
0003	03	CB	00		1675		JMP	RDL4	DO MORE READING
00D6	E •				1680		DOD	Deu	UNI OAD OTACK
0007					1690	NXP2	POP POP	PSW PSW	UNLOAD STACK GET MASTER PATTERN
00D8					1695		RAR	row.	SHIFT PATTERN
0009		nΔ	0.1				JC	MTCP	MEMORY TEST COMPLETS APASAGE
OODC	F1	٧,		•	1705		POP		RESTORE START
OODD	22			:	1705 1710		SHED		STORE START
00E0		<i>_</i>	•		1715		PUSH	H H	SAVE START
00E1					1720		PUSH	PSW	SAVE MASTER PATTERN
00E2		ΑE	00		1725	*	JMP	WRL2	DO MORE
00E5	-				1730	*			
00E5	DΒ	00				ESCP	IN	VIDS	ANYBODY KNOCK?
00E7	E6	40			1740		ANI	40H	STATUS MASK
00E9	С8				1745		RZ		NO, CONTINUE
OOEA	DB	01			1750		IN	KBDI	YES, WHAT WAS IT?
OOEC					1755		ANI	7FH	PARITY MASK
OOEE					1760		CPI	1BH	ESC 7
00F0		03	00		1765		JZ	BGIN	RESTART
00F3	С9				1770	-	RET		NOT AN ESCAPE, CONTINUE
00F4					1775				
00F4								NE MAPS	ERRORS
00F4						• INTO	EBUF 1	AREA	
00F4					1790		205	_	
00F4						MTER	POP	D	/ ለኮጥ tsለቸውኮ ከፋጥጠርዩ!!
00F5	FT				1800		POP	PSW	/GET WRITE PATTERN

```
00F6 F5
                         1805
                                      PUSH
                                            PSW
00F7 D5
                         1810
                                      PUSH
                                            D
OOF8 AE
                         1815
                                                    /EXOR READ PATTERN
                                      XRA
                                            M
00F9 47
                         1820
                                                    /SAVE IN B
                                      MOV
                                            B.A
00FA 3A 5B 01
                         1825
                                            BBUF+1
                                      LDA
OOFD E6 OC
                        1830
                                      ANI
                                            OCH
OOFF OF
                        1835
                                      RRC
0100 OF
                        1840
                                      RRC
0101 21 52 01
                        1845
                                      LXI
                                            H.EBUF
0104 85
                        1850
                                      ADD
                                            L
                                                    /COMPUTE MAP POINTER
0105 6F
                        1855
                                            L,A
                                      MOV
0106 7E
                        1860
                                      MOV
                                            A,M
0107 BO
                        1865
                                            ₿
                                      ORA
                                                    /PUT ERRORS IN MAP
0108 77
                        1870
                                            M,A
                                      MOV
0109 09
                        1875
                                      RET
010A
                        1880 •
OTOA
                        1885 *
                                 GET HERE WHEN PASS COMPLETE
                        1890 *
010A
010A 3A 6E 01
                        1895 MTCP
                                     LDA
                                            DBUF+4
010D 3C
                        1900
                                     INR
                                            A
010E 32 6E 01
                        1905
                                     STA
                                            DBUF+4
0111 FE 04
                        1910
                                     CPI
                                            и
0113 CA 1D 01
                        1915
                                     JΖ
                                            PRINT /AFTER 4 PASSES
0116 E1
                        1920
                                     POP
                                            H
0117 22 5A 01
                        1925
                                     SHLD
                                            BBUF
011A C3 68 00
                        1930
                                     JMP.
                                            MRC1
011D
                        1935 *
011D
                        1940 * THIS ROUTINE PRINTS THE MAP
011D
                        1945 #
011D OE 04
                        1950 PRINT
                                            C,4
                                     MVI
011F 21 55 01
                        1955
                                            H, EBUF+3
                                     LXI
0122 5E
                        1960 LOOP1
                                     MOV
                                            E,M
                                            D.8
0123 16 08
                        1965
                                     MVI
0125 CD 38 00
                        1970
                                            CRLF
                                     CALL
0128 7B
                        1975 LOOP2 MOV
                                            A,E
0129 07
                        1980
                                     RLC
012A 5F
                        1985
                                     MOV
                                            E,A
012B 06 47
                        1990
                                     MVI
                                            B, 'G'
012D D2 32 01
                        1995
                                            PAST
                                     JNC
0130 06 58
                                            B, 'X'
                        2000
                                     MVI
0132 CD 2D 00
                                            OUT8
                        2005 PAST
                                     CALL
0135 15
                        2010
                                     DCR
0136 C2 28 01
                        2015
                                     JNZ
                                            LOOP2
0139 2B
                        2020
                                     DCX
                                            Н
013A OD
                        2025
                                     DCR
                                            C
013B C2 22 01
                        2030
                                     JNZ
                                            LOOP 1
013E CD 38 00
                        2035
                                     CALL
                                            CRLF
                                                    / DONE
0141 CD 38 00
                        2040
                                     CALL
                                            CRLF
0144 CD E5 00
                        2045 LOOP3
                                     CALL
                                            ESCP
0147 C3 44 01
                        2050
                                     JMP
                                            LOOP3
                        2055
014A
014A 00
                        2060 FIN
                                     NOP
                                            END OF PROGRAM - REF LAST LOCATION
014B
                        2065
014B
                        2070 SCRA
                                     EQU
                                                   AFTER THIS AREA
                                            FIN
                                                       (08) ERROR MAP AREA
014B
                        2075 EBUF
                                            SCRA+8H
                                     EQU
                                                       (16) BINARY BUFFER
(16) DATA BUFFER
014B
                        2080 BBUF
                                     EQU
                                            SCRA+10H
014B
                        2085 DBUF
                                     EOU
                                            SCRA+20H
                        2090 AREA
014B
                                     EQU
                                            SCRA+40H
                                                       (32) STACK AREA
```

014B 014B 014B 014B 014B 014B SYMBOL	VALUE	2095 VIDS EQU 0 STATUS PORT 2100 VIDO EQU 1 DATA OUT PORT 2105 KBDI EQU 1 KEYBOARD INPUT PORT 2110 SP EQU 6 STACK POINTER 2115 PSW EQU 6 ACC & FLAGS LINE NUMBER REFRENCE
ACH1 ACHK	005D 004B	1260 1275 1360 1445 1570 1655
AREA	018A	1065
BBUF	015A	1100 1125 1150 1245 1250 1265 1295 1320 1405 1500 1530 1615 1710 1825 1925
BGIN	0003	1765
CRLF DBUF	0038 016A	1070 1970 2035 2040 1315 1895 1905
EBUF	0152	1110 1115 1845 1955
ESCP Fin	00E5 014A	1440 1650 2045
INSS	0009	1085
KBDI LOOP1	0001 0122	1060 1750 2030
LOOP2	0128	2015
LOOP3 MRC1	0144 0068	2050 1930
MRCK	0062	1155 1700
MTCP MTER	010A 00F4	1435 1645
NXP1 NXP2	0097 00D6	1450 1660
OUT8	002D	1175 1205 1215 1225 1230 2005
PAST PRINT	0132 011D	1995 1915
PSW	0006	1240 1250 1270 1290 1295 1415 1425 1455 1475 1480 1510
		1550 1560 1580 1600 1605 1625 1635 1665 1685 1690 1720 1800 1805
RDL1	007C	1365 1465
RDL2 RDL3	0084 00BB	.1575
RDL4 SCRA	00C3 014A	1675
SP	0006	1065
TST2 VIDO	00A6 0001	1490 1185
VIDS	0000	1165 1735
WRL1 WRL2	006F 00AE	1380 1515 1590 1725

	·	
·		

		•

		·	
÷			
	<u>.</u>		
	•		

